

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Viginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/751,939	01/02/2001	Jae Goan Jeong	P 275428 2000-OPH-2055	8888	
	590 05/16/2003				
PILLSBURY WINTHROP, LLP P.O. BOX 10500		•	EXAMI	EXAMINER	
MCLEAN, VA			AVID		
			ART UNIT	PAPER NUMBER	
			2818		
			DATE MAILED: 05/16/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

			A A	
<b>.</b>		Application No.	Applicant(s)	
Office Action Summary		09/751,939	JEONG, JAE GOAN	
	,	Examiner	Art Unit	
The MAILING DA	TE of this communication a	DAVID VU	2818 th the correspondence address	
Period for Reply		ppears on the cover sheet wit	ui the correspondence address	
- Extensions of time may be ava after SIX (6) MONTHS from the lf the period for reply specified - If NO period for reply is specified - Failure to reply within the set o - Any reply received by the Office earned patent term adjustment.	r THIS COMMUNICATION illable under the provisions of 37 CFR e mailing date of this communication. above is less than thirty (30) days, a read above, the maximum statutory perior extended period for reply will, by state a later than three months after the mail a later than three months after the mail.	1.136(a). In no event, however, may a re	ply be timely filed  (30) days will be considered timely.  HS from the mailing date of this communication.	
Status				
	ommunication(s) filed on 04	March 2003 .		
2a) This action is FIN		This action is non-final.		
3) Since this application of Claims	ation is in condition for allow ance with the practice unde	wance except for formal matter or <i>Ex parte Quayle</i> , 1935 C.D	ers, prosecution as to the merits is . 11, 453 O.G. 213.	
4)⊠ Claim(s) <u>1-3</u> is/ar	e pending in the applicatior	١.		
4a) Of the above c	laim(s) <u>4-6</u> is/are withdrawi	n from consideration.	·	
5) Claim(s) is/	are allowed.			
6)⊠ Claim(s) <u>1-3</u> is/are	rejected.			
7) Claim(s) is/	are objected to.			
8) Claim(s) are Application Papers	e subject to restriction and/	or election requirement.		
9) The specification is	objected to by the Examine	er.		
10)⊠ The drawing(s) filed	on <u>02 January 2001</u> is/are	e: a)⊠ accepted or b)⊡ objecto	ed to by the Examiner	
Applicant may not i	equest that any objection to the	ne drawing(s) be held in abeyan	ce. See 37 CFR 1.85(a).	
11) The proposed draw	ing correction filed on	_ is: a)  approved b) dis	approved by the Examiner.	
If approved, correct	ed drawings are required in re	eply to this Office action.		
12) The oath or declara	tion is objected to by the Ex	xaminer.		
riority under 35 U.S.C. §§	119 and 120			
13) Acknowledgment is	made of a claim for foreig	n priority under 35 U.S.C. § 1	119(a)-(d) or (f).	
a)⊠ All b)□ Some		-	.,,,,,	
1.⊠ Certified cop	ies of the priority document	s have been received.		
		s have been received in App	lication No.	
<ol> <li>Copies of the application</li> </ol>	certified copies of the prion from the International Bu	rity documents have been re	ceived in this National Stage	
			119(e) (to a provisional application).	
a) 🗌 The translation	of the foreign language pro	ovisional application has beer ic priority under 35 U.S.C. §§	n received.	
Notice of References Cited (P Notice of Draftsperson's Paten Information Disclosure Statem		5) Notice of Infor	nmary (PTO-413) Paper No(s) rmal Patent Application (PTO-152)	
Patent and Trademark Office O-326 (Rev. 04-01)	Office Ac	tion Summary	Part of Paper No. 19	

Application/Control Number: 09/751,939

Art Unit: 2818

ı

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

1. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mitani (US 6,018,185) in view of Omid-Zohoor et al., (US 5,777,370).

Mitani et al., in related text (Col. 7, Line. 63-Col. 9, Line. 29) and figures (Fig. 2A-2G) disclose a transistor comprising: a device isolation film 104 formed on a semiconductor substrate 101, the device isolation film 104 having a groove that exposes a portion of the semiconductor substrate 101 defining an active region and having a substantially vertical profile with respect to the exposed portion of the semiconductor substrate 101; a gate electrode structure formed in a central portion of the active region of the semiconductor substrate 101 and separated from the device isolation film 104, wherein the gate electrode structure further comprises: a stacked structure of a gate insulation film 106, a first gate electrode 107 and a second electrode 107, an oxide layer 109 formed on a side wall of the first gate electrode 107, and nitride spacers 109 formed on the oxide layer 109 (See Col. 17, Line 67-Col. 18, Line 3 and Fig. 9D) on the sidewall of the first gate electrode 107 and on a side wall of the device isolation film 104; lightly doped drain (LDD) regions 110 formed in the active region of the semiconductor substrate 101 on both sides of the gate electrode structure; source/drain regions 110 formed in the active region of the

Application/Control Number: 09/751,939

Art Unit: 2818

semiconductor substrate 101 on both sides of the gate electrode structure; and second and third insulating films 111/112 filling and plananizing the space above the active region and between the gate electrode structure and the device isolation film 104.

Mitani et al. fails to expressly mention the gate insulation comprises silicon oxide.

Gardner et al., in related text (Col. 3, Line 20-Col. 5, Line 39) and figures (Fig. 2A-2J) disclose a device isolation film 66 formed on a semiconductor substrate 10, the device isolation film 66 having a groove that exposes a portion of the semiconductor substrate 10 defining an active region and having a substantially vertical profile with respect to the exposed portion of the semiconductor substrate 10; a gate electrode structure formed in a central portion of the active region of the semiconductor substrate 10 and separated from the device isolation film 66, wherein the gate electrode structure further comprises: a stacked structure of a gate oxide film 68, a first gate electrode 70 and a second electrode 82, an oxide/nitride layer 84 formed on a side wall of the first gate electrode 70, and nitride spacers 84 formed on a side wall of the device isolation film 66; lightly doped drain (LDD) regions 76 formed in the active region of the semiconductor substrate 10 on both sides of the gate electrode structure; source/drain regions 86 formed in the active region of the semiconductor substrate 10 on both sides of the gate electrode structure, and second and third insulating films 78/80 filling and plananizing the space above the active region and between the gate electrode structure and the device isolation film 66.

It would have been obvious to one of ordinary skill in the art at the time the invention was made for using the substrate materials as taught by Gardner et al., within the general skill of a worker in the art, to select a known material on the basis of its suitability for its intended use is a matter of obvious design choice.

Application/Control Number: 09/751,939

**Art Unit: 2818** 

Page 4

In re claim 2, Mitani et al disclose the vertical profile of the device isolation film is

modified near the junction of the device isolation film and the semiconductor substrate such that

the device isolation film has a substantially rounded profile (Figs. 2E-2F).

In re claim 3, Mitani et al disclose a hard mask layer 108 is formed on the gate electrode

(Figs. 2E-2F).

**Conclusion** 

2. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to David Vu whose telephone number is (703) 305-0391. The

examiner can normally be reached on Monday-Friday from 8:00am to 5:00pm.

If attempt to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David

Nelms., can be reached on (703) 308-4910.

DV

David Vu

HOAIHO PRIMARY EXAMINER